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(57) ABSTRACT 
A graded junction termination extension in a silicon carbide 
(Sic) semiconductor device and method of its fabrication 
using ion implementation techniques is provided for high 
power devices. The properties of silicon carbide (Sic) make 
this wide band gap semiconductor a promising material for 
high power devices. This potential is demonstrated in vari- 
ous devices such as p-n diodes, Schottky diodes, bipolar 
junction transistors, thyristors, etc. These devices require 
adequate and affordable termination techniques to reduce 
leakage current and increase breakdown voltage in order to 
maximize power handling capabilities. The graded junction 
termination extension disclosed is effective, self-aligned, 
and simplifies the implementation process. 
11 Claims, 4 Drawing Sheets 
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GRADED JUNCTION TERMINATION 
EXTENSIONS FOR ELECTRONIC DEVICES 
CROSS-REFERENCE TO RELATED 
APPLICATION 
Priority to the filing date of U.S. provisional patent 
application Ser. No. 601342,198 filed on Dec. 19, 2001 is 
hereby claimed. 
STATEMENT REGARDING FEDERALLY 
SPONSORED RESEARCH 
The invention disclosed herein was supported by NASA 
Grant No. NCC3-511 through the Center for Space Power 
and Advanced Electronics of the Auburn University Space 
Power Institute. The U.S. Government has certain rights in 
the invention. 
TECHNICAL FIELD 
This invention relates generally to power semiconductor 
devices and more specifically to power semiconductor 
devices in which graded junction termination extensions 
(GJT) are formed to increase the breakdown voltage of the 
device, and to processes for fabricating same. 
BACKGROUND OF THE INVENTION 
Junction termination extensions (JTEs) and graded junc- 
tion termination extensions (GJTEs) have been utilized as a 
device edge passivation technique in high voltage simicon- 
ductor devices such as MOSFETs, IGBTs, MCTs, bipolar 
transistors, thyristors, and diodes. In such devices, the 
maximum reverse voltage that the device can withstand is 
limited by the breakdown voltage of the reverse-blocking 
junction. However, the actual breakdown voltage of the 
junction normally falls short of the breakdown voltage that 
might ideally be achieved because of the development of 
excessively high field strengths at the termination of the 
junction between the P region and the N region, usually at 
a location slightly above the metallurgical junction along a 
region of curvature at the junction termination. The forma- 
tion of JTEs that overlap and extend laterally from such 
junctions act to spread the high field strengths over wider 
areas and thereby increase the voltage at which avalanche 
breakdown occurs. 
Various techniques, generally employing well known 
masking, doping, and diffusion processes, have been devel- 
oped for forming JTEs and GJTEs in semiconductor 
devices, such as diodes, that are formed on silicon sub- 
strates. U.S. Pat. Nos. 4,927,772 ofArthur et al., 4,648,174 
of Temple et al., and 6,215,168 of Brush et al. all disclose 
and discuss examples of such techniques and the disclosures 
of these patents are hereby incorporated by reference. Tra- 
ditional masking, doping and diffusion techniques work well 
with semiconductor devices fabricated on silicon because 
dopants applied to the silicon diffuse into the silicon with 
relative ease at reasonable temperatures. As a result, the 
formation of JTEs and GJTEs in silicon-based semiconduc- 
tor devices has become standard practice, particularly in 
higher voltage devices. 
Materials other than silicon have been demonstrated to 
exhibit characteristics superior to silicon as a substrate in 
high power semiconductor devices. One such material is 
silicon carbide (Sic). An attractive property of S i c  is that its 
critical field strength is over ten times that of silicon. For a 
given voltage rating, this high field strength translates to a 
two to three order of magnitude reduction in the specific 
2 
on-resistance of the drill region of an S ic  power device. 
Unfortunately, just as in silicon devices, ideal blocking 
voltage is difficult to achieve due to effects at the device 
edge. For planar devices, field line crowding causes the 
5 electric field to be higher at the perimeter than in the bulk of 
the device. This field crowding can cause increased leakage 
current and ultimately premature breakdown of the device. 
Field line crowding can be reduced with etched mesa 
isolation; however, damage from etching can also cause 
Many techniques have been employed to remedy this 
periphery problem. Guard rings, field plates, argon 
implantation, and junction termination extensions (JTEs) 
have been used for planar S ic  devices. Beveled sidewalls 
15 and multiple step etching, as well as JTEs, have been used 
for mesa-isolated devices. These methods have been suc- 
cessful for the most part, but each method has its particular 
drawbacks. Guard rings are often difficult to fabricate; field 
plates are limited by the strength of the dielectric used; argon 
20 implantation can increase reverse leakage current; beveled 
etching is less effective with abrupt, one-sided negative 
junctions, and multiple step etching complicates the bevel- 
ing process with additional fabrication steps. Junction ter- 
mination extensions have been widely used, but JTEs are 
25 difficult to optimize and implement with a S ic  substrate and 
GJTEs, which require multiple zones of decreasing implant 
dose in order to achieve ideal breakdown for a junction, are 
even more difficult to implement. These difficulties are due 
in large measure to the fact dopants do not diffuse into the 
30 Sic  substrate material as they do into silicon, except at 
extremely high temperatures that tend to destroy the S ic  
material itself. More specifically, the combination of 
implantationidiffusion is not feasible for S ic  because almost 
all atoms have extremely low diffusion coefficients in S ic  at 
35 temperatures below 2,000' C., which is very nearly the bulk 
growth temperature of S ic  itself. Thus, traditional masking, 
implantation, and diffusion techniques typically used to 
create JTEs and GJTEs in silicon-based semiconductor 
devices simply are not available for use in Sic-based 
Accordingly, a need exists for reliable techniques and 
methodologies for forming JTEs and GJTEs in semiconduc- 
tor devices utilizing materials other than silicon, such as 
Sic, in order to take full advantage of the superior perfor- 
45 mance of such materials in high voltage semiconductor 
devices. It is to the provision of such techniques that the 
present invention is primarily directed. 
SUMMARY OF THE INVENTION 
The properties of silicon carbide as compared to silicon 
makes silicon carbide an ideal semiconductor material for 
high power devices. In comparing the suitability of a silicon 
or a silicon carbide device having the same geometries and 
size, the silicon carbide device should be able to handle 
55 much higher power levels. The power level is basically the 
product of the voltage that the device experiences and the 
current that the device carries. Thus, for example, a single 
S ic  transistor may handle the same current at a particular 
voltage as four or five large silicon transistors. Basic prop- 
60 erties of S i c  materials, such as band gap, thermal 
conductivity, saturated electronic drift velocity, and critical 
breakdown field, also favor silicon carbide over silicon. 
Silicon carbide also is a much more robust material when 
dealing with high voltages and high currents that produces 
65 substantial heat in a device that must be dissipated. The heat 
can be dissipated away from the silicon carbide device much 
quicker than a silicon device because of the silicon carbide 
i o  leakage and premature breakdown at the device edges. 
40 semiconductor devices. 
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device's thermal conductivity. Furthermore, the band gap in 
silicon carbide is approximately three times that of the band 
gap in silicon. Thus, the silicon carbide device will maintain The following description of the invention is provided as its semiconductor characteristics up to much higher tem- an enabling teaching of the invention in its best, currently peratures. Junction breakdown voltage decreases as doping 5 known embodiment. Those skilled in the relevant art will level increases. Breakdown voltage is also a function of the recognize that many changes can be made to the embodi- radius of curvature of the junction space-charge region. For ment described, while still obtaining the beneficial results of high power devices, whether made of silicon or silicon the present invention. It will also be apparent that some of carbide, a junction termination extension is needed to pre- the desired benefits of the present invention can be obtained vent breakdown due to field line crowding at the periphery i o  by selecting some of the features of the present invention of the active area of the device. without utilizing other features. Accordingly, those who 
The present invention provides a graded junction termi- work in the art will recognize that many modifications and 
nation extension (GJTE) that is self-aligning to simplify the to the present invention are possible and may 
ion implementation process during fabrication, thereby even be desirable in certain circumstances, and are a part of 
reducing production costs for electronic devices such as 15 the present invention, nus, the following description is 
termination extension and method of fabrication produces an invention and not in limitation thereof, since the scope ofthe 
implanted dopant distribution that varies in concentration present invention is defined by the claims, 
moving away from the edge of the active area of a device. Junction termination extension (JTE) is one of several 
used with power semiconductor 
embodiment thereof, is directed to graded junction termina- devices to prevent breakdown due to field line crowding at 
tion extensions that are very effective in increasing the the Periphery of the active area of the device, ~ 1 1  semicon- 
tion diodes. This technique can easily be used to terminate 25 performance (e.g., higher breakdown voltage) can be sig- 
transistors, or thyristors. The key to making a GJTE is the fabrication of junction termination extensions that have 
fabrication of a graded photoresist mask that is used to create graded implant concentrations as one away from the 
a carbon imp1ant mask, Or as an etch mask for making an active region of a semiconductor device. By graded, it is 
Oxide imp1ant mask. Of the methods described here, the meant that the concentration of implanted dopant atoms (i.e., 
DETAILED DESCRIPTION OF THE 
INVENTION 
Power semiconductor devices. The novel graded Junction provided as illustrative of the principles of the present 
Briefly described, the present invention, in a preferred 2o passivation 
breakdown Of imp1anted carbide (sic) junc- ductor power devices have passivation of Some kind. Device 
other devices such as Schottky diodes, bipolar junction nificantly improved using proper JTE procedures, and the 
defocused lithography pattern is the preferred method for 30 the number ofatoms/cm3) decreases with distance from the 
grading photoresist masks. Exposing the photoresist with a periphery of the active region. This grading is produced by 
sufficient gap between the lithography mask and the photo- using a mask set for implantation that has patterns of 
resist is only one way to blur the Pattern. If a wafer stepper different shape and size according to the distance from the 
is be defo- edge of the device active area. All of the remaining device 
selected portions of the remaining area that are exposed by 
the openings in the mask set. Implantation is carried out at 
for patternin!& the pattern can 
cused before exposing the photoresist in order to create the 35 area adjacent to the active area is not implanted, rather only 
Same edge blurring effect. In addition, a gray-scale lithog- 
raphy mask can be used to the edge Of the photoresist. 
With this mask, a light intensity gradient is designed into the several different energies with one or doses at each 
mask itself. Once the process is established for a given energy; however, all ofthe open patterns in the mask set are 
application and fabrication process, the GJTE is a very 40 implanted identically. A graded concentration is then 
effective, cost-efficient method for power device termina- achieved by heating the sample, usually silicon, to diffuse 
tion. the implanted species. The combination of diffusion and the 
pattern of the open areas in the mask set determines the 
45 spatial variation of the implanted dopants as one moves 
away from the edge of the active area of the device. 
The present invention describes a graded junction termi- 
nation extension (GJTE) process usable with S ic  semicon- 
ductor devices that is effective and self-aligned to simplify 
50 the ion implantation process during fabrication so as to 
potentially reduce production costs for electronic devices 
junction termination extension and method of fabrication GJTE region at the perimeter of the anode. 
disclosed herein produces implanted dopant distributions FIG. 3 illustrates a breakdown voltages for p-n diodes as 55 that vary in concentration and depth as one away 
from the edge of the active area of the device. The effec- measured in Florinert. 
FIG. 4 illustrates a reverse current density versus applied tiveness of this new graded junction termination extension 
voltage for implanted S i c  p-n diodes with and without GJTE has been demonstrated in the fabrication of implanted p-n 
termination. junction diodes where the application of the GJTE improves 
FIG. 5 illustrates forward current-voltage characteristics 6o breakdown voltage by more than a factor of two compared 
of an 1800 V Sic  p-n diode fabricated with a graded junction to diodes that were not terminated, Details of the GJTE 
termination extension. fabrication process and the preliminary results achieved are 
FIG. 6 illustrates thickness profiles for SiO, films etched described in more detail below. 
with four different photoresist etch masks. The material used in GJTE experiments is available from 
FIG. 7 illustrates a cross-section of a compound photo- 65 Cree, Inc., and includes ann+ 4H-Sic substrate with a 10 pm 
resist mask used for reactive ion etching of an SiO, implan- n- epitaxial layer doped at 4.6~1015 ~ m - ~ .  A carbon mask 
tation mask. for implanting the anodes and the diodes was fabricated as 
BRIEF DESCRIPTION OF THE DRAWINGS 
The invention is better understood by reading the follow- 
ing detailed description of an exemplary embodiment in 
conjunction with the accompanying drawings. 
FIG. 1 illustrates a thickness profile for a graded carbon 
implant mask measured with a stylus profilometer. 
FIG, illustrates a TRIM implant profile 
showing dopant concentrations of the anode region and the such as power semiconductor devices. The new type graded 
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follows. An A Z 8  5214-E positive photoresist manufactured After ion implantation, the A1 ions were activated by 
by Clariant was spun onto a 5 mm by 5 mm square piece of annealing at 1700" C. for 30 min. in flowing argon at slightly 
material at 400 rpm for 30 sec. The sample was then baked above atmospheric pressure. The sample was annealed in a 
in an oven at 90" C. for 90 min. The photoresist was exposed S ic  box that contained a small amount of Si to prevent 
through a dark field mask having a window diameter of 3 12 preferential sublimation of Si from the S ic  surface. Before 
pm for 45 sec to ultraviolet (W) light from a 160 W annealing, the Mo implant mask layer was chemically 
mercury (Hg) lamp. Exposure was performed with the etched away. The carbon mask layer was removed using an 
photoresist surface separated from the mask by a few oxygen plasma. For samples annealed with the carbon mask 
millimeters. This was accomplished by setting the stage on layer in place, it was discovered that high temperature 
a Karl Suss MJB3 photo mask aligner to its lowest position annealing in the presence of silicon grows S ic  on the surface 
before exposure. The sample was then developed for 2 min. of the carbon film, making removal very difficult. Following 
in Microposit H,O:351 (3: 1) developer available from Shi- activation, anode and cathode contacts were fabricated from 
pley Company, Inc. Exposing the sample with the mask A190Tilo andNi,,V, alloys, respectively. Both contacts were 
away from the surface of the photoresist causes the light at annealed with one three minute, 1000" C. anneal in a 
the perimeter of each circular window to be out of focus. For 15 vacuum. The anode contact area was 7 . 2 6 ~ 1 0 - ~  cm2. 
a positive photoresist, the rate at which the photoresist is Another sample with a vertical wall Mo implant mask was 
dissolved in the developing solution is proportional to the processed with the GJTE sample as a control reference. 
amount of light absorbed during exposure. Therefore, Neither sample had a thermal or deposited oxide for passi- 
instead of the usual well-defined vertical step, the edges of vation. 
the photoresist are gently sloped. Reverse breakdown measurements were first taken at 
After another bake in the 90" C. oven for about an hour, room temperature in Florinert, an inert organic liquid, using 
the photoresist pattern had a thickness of about 6.9 pm away a Tektronix 371A curve tracer. Out of the thirty-five devices 
from the sloped edges. The spin speed and baking proce- fabricated on each 5 mmx5 mm sample, the GJTE and the 
dures provided herein are far different from those recom- control samples yielded twenty-six and twenty-four working 
mended by the manufacturer since the photoresist used in 25 devices, respectively. For the GJTE sample, breakdown 
this experiment is designed for much thinner applications voltages ranged from 630 V to 1770 V and averaged 1380 
and was used simply because of availability. Other, thicker V. Breakdown voltages for the control samples ranged from 
photoresists can be used to produce a similar mask pattern 360 V to 624 V and averaged 537 V. FIG. 3 shows the 
with much less difficulty. A carbon strip furnace was then distribution of breakdown voltages for p-n diodes as mea- 
used to anneal the sample in flowing argon (Ar). During the 30 sured in Florinert for both samples. Each column represents 
anneal, the temperature was increased at an average rate of the breakdown voltage of one diode. After testing the 
about 60" C./mm to 1000" C. where it was then held for 10 devices on the curve tracer, one of the best devices from 
min. This anneal converted the photoresist into a carbon film each of the two die was then tested with a system that 
with a thickness averaging about 1.2 p. Annealing vacuum stepped the reverse voltage in ten-volt increments until 
instead of argon was found to produce similar, but slightly 35 breakdown was observed. Testing in this manner produced 
thinner carbon films. A profile of the carbon film taken at the somewhat higher breakdown voltages than were obtained 
edge of a circular window is shown in FIG. 1. The ordinate with the curve-tracer, where the voltage was swept continu- 
(y-axis) is carbon layer thickness. The abscissa (x-axis) is ously. The maximum breakdown voltage increased from 
distance from the edge of the circular window that defines 1770 V to 1830 V for the GJTE device and from 624 V to 
the active area of the device. 40 939 V for the control device. Numerical simulations made 
In order to simulate implant profiles using the software with MEDIC1 device simulator software from Avanti pre- 
package TRIM, the density of the carbon film had to be dicted a breakdown voltage of 1900 V for an ideal planar 
determined. This was accomplished using Rutherford Back- device with a 9 pm drift layer of the same concentration. 
scattering Spectrometry (RBS) techniques. A density of Reverse current-voltage measurements for the two devices 
1.475 gndcm3 was determined by adjusting the density used 45 are shown in FIG. 4. The lack of data points at lower 
in the simulation until the carbon thickness derived from the voltages for the GJTE device indicates that currents at these 
RBS data matched the thickness obtained using a stylus voltages were below the measurement threshold of the 
profilometer. Once the density has been determined for a system. Forward current-voltage characteristics revealed no 
particular carbon film fabrication process, the RBS analysis distinct differences between the GJTE sample and the con- 
need not be repeated. 50 trol sample. As illustrated in FIG. 5, forward current-voltage 
Because of difficulty producing low energy ions with the (1-v) measurements for a typical GJTE device dmwed a 
accelerator used for implantation, a 90 nm molybdenum turn-on voltage of approximately 2.8 v and an ideality factor 
(Mo) layer was sputtered over the entire sample to bring the of 1.3 in the range from about 1X10-3 to 2 A/cm2. 
minimum energy ions to the surface of the Sic. Aluminum Breakdown voltages for the GJTE devices approach ideal 
(Al) ions were implanted at 700" C. with multiple energies 55 (as determined by numerical simulation) with an average 
ranging from 170 to 525 keV to produce a box profile anode breakdown voltage over 2.5 times the average of the control 
region with a maximum concentration of 2x1019 cm3. Along devices. Thus, it appears that the graded junction termina- 
the perimeter of the anodes, however, the implant took on a tion extensions are very effective in preventing premature 
profile similar to that of the carbon implant mask. FIG. 2 edge breakdown. With conventional JTEs, detailed calcula- 
depicts a TRIM implant profile simulation showing dopant 60 tions based on an accurate knowledge of the activated 
concentrations of the anode region and the GJTE region at dopant concentration are normally required. No such calcu- 
the perimeter of the anode. Spatially, the depth of the lations were performed in the design of the GJTE diodes 
implanted region tapered off to zero around 100 p from the described herein. Calculations were required only to ensure 
edge of the anode region. Also, note in FIG. 2 that the that the carbon layer was thick enough (Le., maximum 
concentration in the extension region also decreases gradu- 65 thickness) to block all of the implanted ions. This flexibility 
ally as the extension extends laterally from the edge of the is the result of the implant depth contour and the implant 
anode region. concentration gradient shown in FIG. 2. 
20 
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Other methods for fabricating a GJTE were explored in 11 5" C. for 2 min. Smaller diameter holes were then opened 
addition to the carbon mask. Techniques for making a inside the 450 p openings in the SU-8. The exposure for 
graded SiO, implant mask were developed first. In fact, this sample was conducted with the lithography mask in 
Using si02 Probably is Preferred over carbon since Processes contact with the sample. After developing, this etch mask 
for readily depositing si02 films are already in widespread 5 was used to create the SiO, profile represented by curve (d) 
use in the semiconductor industry. in FIG. 6. Exposing with a gap between the lithography 
The basic approach for making an si02 GJTE mask starts mask and the substrate, as was the case for curve (a) and 
with deposition of a thick oxide layer that blocks the highest curve (b), would have smoothed out the steep shoulder Seen 
energy ions used during implantation. A graded Photoresist within the first 10 pm of the profile. Surface tension between 
layer is then deposited and used as a mask for etching the i o  the SU-8 and the thinner, positive photoresist causes the 
During reactive ion etching of the oxide film, the thinner photoresist to creep up the SU-8 wall, thus producing 
graded Portion of the Photoresist is gradually etched away. a graded profile as illustrated in FIG. 7. A slower spin speed 
As more Oxide surface is exposed to the ionized etching gas, for the AZ5214 or possibly using a thicker photoresist such 
the Profile of the si02 begins to resemble that of the as the STR1045 would have made this effect more pro- 
Photoresist. FIG. 6 &ows the Profiles offour different si02 15 nounced. However, the profiles produced with this method 
films etched with different photoresist masks. The sample were not as uniform as those produced with the other 
represented by curve (a) was etched with an AZ5214 mask disclosed, 
that was prepared using procedures that were described 
PrevioUSlY for the carbon film mask. However, the Photo- 
resist was 
All ofthe techniques described herein can also be used to 
make a graded ion implantation mask from materials other 
On at loo0 rpm instead Of 400 rpm, after 20 than SiO,. Polycrystalline silicon would likewise be a good 
which the was baked On a 114" c. hot plate for 2.5 
min. The same exposure conditions were used, and the 
At this point, the photoresist had a maximum thickness of 
around 3.5 pm. 
exposed a short time prior to etching in m Oxygen plasma In 
order to remove any residue left on the exposed SiO, after 
developing. Etching was carried out at 13.6 MHz in flowing 
NF, at approximately 65 mTorr. The RF power supply was 
set at 18 W, giving a power density of about 0.5 Wicm'. The 
RF electrode was cooled with chilled water (-10" C.). These 
conditions produced an SiO, etch rate of about 70 d m i n ,  
and a photoresist rate of around 256260 d m i n .  Other etch 
gas chemistries can be used to etch the SO,. Pure NF, was 
used here simply because it was available. Oxygen could be 35 
added to the etch gas to speed the photoresist etch rate 
steeper etch profiles. The profile can also be adjusted by 
changing the speed at which the photoresist is spun on, This 
is illustrated by curve (b) in FIG. 6. Sample (b) had an 
for 30 sec with the same masWsubstrate spacing used to 
produce curve (a). The photoresist thickness for these con- 
ditions was around 1.6 p. 
Beveled implant masks were also produced without 
exposing the photoresist with the maskhubstrate gap men- 45 
tioned above. The nearly linear profile represented by curve 
(c) in FIG, 6 was obtained with a sample etched with a mask 
of Microposit STRB 1045 photoresist. The STR 1045 
photoresist is much thicker and softer than the AZ5214 
photoresist. The photoresist was spun on at 4000 rpm for 30 50 
sec and baked for 1.5 min at 100" C. The sample was 
exposed for 30 sec at 160 W with the mask in contact with 
the photoresist surface. A H,O:351 (4:l) solution was used 
for developing. The sample was transferred to a 2" silicon 
wafer on a hot plate (-200" C.) and then baked for about 10 55 
min. on the hot plate at 100" C. The post-develop bake 
caused the STR1045 photoresist to flow and thus create a 
beveledprofile at the edges. The photoresist at this point was 
about 5.5 pm thick. Etching for sample (c) was conducted 
with the same parameters used for samples (a) and (b). 
Another graded photoresist etch mask was developed by 
inverting a method developed previously for etching beveled 
S ic  mesas. A thick (-7 pm) layer of NanoTM XP SU-8 25 
negative photoresist was applied and patterned with 450 pm 
diameter holes. SU-8 is a thick negative photoresist that is 65 
very durable when cured. Subsequently, AZ5412 was spun 
on at 3000 rpm over the SU-8 and baked on a hot plate at 
material to use since procedures for depositing and reactive 
ion etching with this material are also well established. 
lents of any mean plus function elements in any claims are 
we!e 25 intended to include any structure, material or acts for per- 
forming the function in with the other claimed 
elements as specifically claimed, 
While the invention has been particularly shown and 
described with reference to a preferred embodiment thereof, 
30 it will be understood by those skilled in the art that various 
other changes in form and detail may be made without 
departing from the spirit and scope of the invention. 
was baked in a 900 c. Oven for hours. The corresponding structures, materials, acts, and equiva- 
four Of the in 
What is claimed is: 
1. A method for fabricating a graded junction termination 
extension for an electronic device using ion implantation in 
a silicon carbide substrate, comprising the steps of 
spinning a positive photoresist onto the silicon carbide 
substrate; 
through a mask with a surface of the positive photo- 
resist separated from the mask; 
developing the photoresistisubstrate in a solution wherein 
the photoresist dissolves at a rate proportional to the 
Of light absorbed during the exposure to pro- 
duce edges that are gradually sloped; 
annealing the photoresistisubstrate to convert the photo- 
resist into a carbon film on the substrate; 
adding an additional mask layer to the annealed substrate 
to bring the low energy ions to the surface; 
implanting a plurality of ions into the annealed substrate 
with varying energies using an accelerator; and 
annealing the substrate implanted with a plurality of ions 
to activate the ions. 
AZ5214 photoresist spun on at 4000 rpm and was exposed 4o exposing the positive photoresist to light 
2. The method for fabricating a graded junction termina- 
tion extension of claim 1 wherein the mask is separated from 
the photoresist by a few millimeters. 
tion extension of claim 1 wherein the additional mask layer 
60 is a molybdenum layer sputtered over a surface of the 
annealed substrate. 
4. The method for fabricating a graded junction termina- 
tion extension of claim 1 wherein the plurality of ions 
implanted into the substrate are aluminum ions. 
5. The method for fabricating a graded junction termina- 
tion extension of claim l further comprising the step of 
baking the photoresistisubstrate after the developing step. 
3. The method for fabricating a graded junction termina- 
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6. The method for fabricating a graded junction termina- 
tion extension of claim 1 further comprising the step of 
chemically etching away the additional mask layer before 
annealing the ion-implanted substrate. 
7, The method for fabricating a graded junction termina- 
tion extension of claim 6 further comprising the step of 
8. The method for fabricating a graded Junction termina- 
tion extension of claim 7 further comprising the step of 
fabricating anode and cathode contacts after the ion- i o  
9. The method for fabricating a graded junction termina- 
tion extension of claim 8 wherein the anode and cathode 
contacts are a m d d  in a vacuum. 
10. The method for fabricating a graded junction termi- 
nation extension of claim 1 wherein the photoresistisubstrate 
is annealed in argon. 
11, The method for fabricating a graded junction termi- 
substrate is annealed in argon at slightly above atmospheric 
pressure. 
removing the carbon mask layer Using an oxygen Plasma. nation extension of claim 1 wherein the ion-implanted 
implanted substrate is annealed. * * * * *  
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